A blog about electronics and programming

Home › Forums › Mastering STM32 book support forum › Figure 16: preemption of interrupts in case of concurrent execution


Viewing 2 posts - 1 through 2 (of 2 total)
  • Author
    Posts
  • May 15, 2016 at 1:28 pm #3000
    LLH
    Participant

    Carmine,

    At next release, please update subject figure on page 209 to reflect following description in text.
    “After a while, C IRQ fires at time t3 and the B ISR is stopped”
    (i.e., First IRQ B Active Interrupt interval is from t1 to t3)
    Thanks.

    Larry H

    May 15, 2016 at 1:35 pm #3002
    Carmine Noviello
    Keymaster

    Thanks Larry, you are right! I’ll fix it in the next release 😉

  • Author
    Posts

Viewing 2 posts - 1 through 2 (of 2 total)
  • You must be logged in to reply to this topic.